“Designing Of Novel Low Power Signed And Unsigned Multiplier Using 180nm CMOS Technology In CADENCE” (2017) International Journal of Engineering and Computer Science, 4(04). Available at: https://ijecs.in/index.php/ijecs/article/view/1709 (Accessed: 5 December 2025).