FPGA Implementation of Binary Coded Decimal Digit Adder and Multiplier. (2014). International Journal of Engineering and Computer Science, 3(11). https://ijecs.in/index.php/ijecs/article/view/2465