Abstract

This work aims to make a scientific contribution to the reduction and development parasitic quantities linked to the measurement of very weak currents; in fact, the components electronics which constitute the measurement chain are imperfect in nature and present several faults such as offset voltage, bias current, injection charges, leakage currents and electronic noise. Failure to take charge of these quantities causes an error in the reading of the information. In the optics of wanting convert a current of the order of picoampere or a charge of the order of femtocoulomb, all elements of the measurement chain must be linear to maintain the relationship charge-voltage and current-voltage. However, the use of transistors in our integrator causes the injection of charge and leakage currents in the storage capacitor which disturb the useful signal. The major objective here will be to bring out these imperfections caused mainly by transistors and to propose a new integrator to reduce them. The simulation results show that the offset voltage has been reduced by , the injection charge by and the output noise by . The integrator thus produced amplifies and integrates both with a cut-off frequency of and a linearity coefficient of 0,66%.

 

Keywords

  • Leakage current
  • Injection charge
  • Offset adjutment

References

  1. 1. Chao-Yang Zhou,Hong S., Rui-Shi M., Cheng-Fu D., Y. Qian, J. Kong “An accurate low current measurement circuit for heavy iron beam current monitor” Nucl. Instrum. Meth. Phys. Res. B 280 (2012) 84–87.
  2. 2. Wembe T. E., Djamet Y. A., Essimbi Z. B. Novel Approach to Build a Gated Integrator for High-Resolution Energy Spectroscopy Systems. IOSR Journal of Electrical and Electronics Engineering, Vol. 12, Issue 2 Ver. III (Mar. - Apr. 2017), PP 51-57. DOI: 10.9790/1676-1202035157
  3. 3. Kong, J., S. Hong, ChenZ.Q.,Dong C.F, Qian Y.et al., 2010. Development of multi-channel gated integrator and PXI-DAQ system for nuclear detector arrays. Nucl. Instrum. Meth. Phys. Res. A, 622: 215-218. DOI: 10.1016/j.nima.2010.07.030
  4. 4. Wembe, T.E., I.A. Moukengue, D. Teko and Y.A. Djamet, 2014. Noise optimization of readout front ends in CMOS technology with PS circuit. Asian J. Applied Sci., 2: 752-761.
  5. 5. Folla Kamdem Jérôme, Wembe Tafo Evariste, Djamet Yimga Arnaud and Essimbi Zobo Bernard,. An Optimal Gated Integrator Circuitry based On Dummy Switch For High-Resolution Energy Spectroscopy . Mar. – Apr. 2018, Volume 13, Issue 2 Ver., PP 63-69,University of Yaoundé I,
  6. 6. Jaymin M. Patel, Prof. Mehul L. Patel. Charge Injection & Clock Feed through Reduction Technique in Switched Capacitor Circuit. Volume 2,Issue 4, April -2015
  7. 7. Shirin Pourashraf, Jaime Ramirez-Angulo et Al. An Amplified Offset Compensation Scheme and its Application in a Track and Hold Circuit ». DOI 10.1109/TCSII.2017.2695162.
  8. 8. Weize xu and Eby g. Friedman. Clock feedthrough in cmos analog transmission gate switches. Department of Electrical and Computer Engineering, University of Rochester, Rochester, New York 14627-0231, May 28, 2004
  9. 9. Bakoune Pierre Hypolite1, Wembe Tafo Evariste, Moukengue Imano Adolphe1, Kana Kemgang Lucas, Mouen Mouangue Arlette Joelle.An Accurate Low Current Measurement Circuit for High-Resolution Energy Spectroscopy Systems. Asian Journal of Applied Sciences (ISSN: 2321 – 0893) Volume 03 – Issue 06, December 2015.
  10. 10. Djamet Yimga Arnaud, Wembe Tafo Evariste and Essimbi Zobo Bernard. Design and Simulation of Novel Gated Integrator for the Heavy ion Beam Monitors System.
  11. 11. Ken Ueno, Tetsuya Hirose, Tetsuya Asai and Yoshihito Amemiya , JULY 2009 « A 300 nW, 15 ppm/°C, 20 ppm/V CMOS voltage reference circuit consisting of subthreshold. Department of Electronics and Information Engineering, Hokkai-Gakuen University, Sapporo, Japan 2002.