Assistant Prof.V.B.Padole M. Design of 2.5 GHz Phase locked loop using 32nm CMOS technology. int. jour. eng. com. sci [Internet]. 2017 Dec. 30 [cited 2024 Jul. 22];3(06). Available from: https://ijecs.in/index.php/ijecs/article/view/612