CHANDUPATLA T, Sotoudeh H-H. UART IP core Design and Verification using WISHBONE Interface. int. jour. eng. com. sci [Internet]. 2024 Oct. 10 [cited 2024 Oct. 16];13(10):26492-7. Available from: https://ijecs.in/index.php/ijecs/article/view/4906