D.S. Yadav SSRNM ,. Design and implementation of efficient 32-bit floating point multiplier using Verilog. int. jour. eng. com. sci [Internet]. 2017 Dec. 30 [cited 2024 Jul. 23];2(06). Available from: https://ijecs.in/index.php/ijecs/article/view/1496