9-Transistor Full Adder Design For Area Minimization. int. jour. eng. com. sci [Internet]. 2013 Dec. 30 [cited 2025 Apr. 13];2(12). Available from: https://ijecs.in/index.php/ijecs/article/view/2283