Power Efficient, High Performance SRAM array in 90nm CMOS Process. int. jour. eng. com. sci [Internet]. 2018 Jan. 1 [cited 2025 Dec. 5];2(09). Available from: https://ijecs.in/index.php/ijecs/article/view/1918