Design of Low Power Variable Latency adder and Its Implementation in Decimation Filter. int. jour. eng. com. sci [Internet]. 2013 Apr. 30 [cited 2025 Dec. 5];2(04). Available from: https://ijecs.in/index.php/ijecs/article/view/514