Design of Instruction Fetch Unit and ALU for Pipelined RISC Processor. int. jour. eng. com. sci [Internet]. 2016 Feb. 25 [cited 2025 Dec. 5];5(2). Available from: https://ijecs.in/index.php/ijecs/article/view/454