N.Kirthika, Sasikumar.J. “Design of Low Power Variable Latency Adder and Its Implementation in Decimation Filter”. International Journal of Engineering and Computer Science 2, no. 04 (April 30, 2013). Accessed July 23, 2024. https://ijecs.in/index.php/ijecs/article/view/514.