D.S. Yadav, Surendra Singh Rajpoot Nidhi Maheshwari ,. “Design and Implementation of Efficient 32-Bit Floating Point Multiplier Using Verilog”. International Journal of Engineering and Computer Science 2, no. 06 (December 30, 2017). Accessed July 23, 2024. https://ijecs.in/index.php/ijecs/article/view/1496.