CHANDUPATLA, T., and H.-H. Sotoudeh. “UART IP Core Design and Verification Using WISHBONE Interface”. International Journal of Engineering and Computer Science, vol. 13, no. 10, Oct. 2024, pp. 26492-7, doi:10.18535/ijecs/v13i10.4906.