C.Md.Aslam, V. K. B. P. “Optimization Of Cmos Circuits By Using Quaternary Logic LUT”. International Journal of Engineering and Computer Science, vol. 4, no. 07, Jan. 2018, https://ijecs.in/index.php/ijecs/article/view/3793.