D.S. Yadav, S. S. R. N. M. ,. “Design and Implementation of Efficient 32-Bit Floating Point Multiplier Using Verilog”. International Journal of Engineering and Computer Science, vol. 2, no. 06, Dec. 2017, https://ijecs.in/index.php/ijecs/article/view/1496.