T. CHANDUPATLA and H.-H. Sotoudeh, “UART IP core Design and Verification using WISHBONE Interface”, int. jour. eng. com. sci, vol. 13, no. 10, pp. 26492–26497, Oct. 2024.