[1]
A. S. Dr. Subodh Wairya, “A 16-Bit Ripple Carry Adder Design Using High Speed Modified Feedthrough Logic”, int. jour. eng. com. sci, vol. 4, no. 05, May 2015.