“9-Transistor Full Adder Design For Area Minimization”, int. jour. eng. com. sci, vol. 2, no. 12, Dec. 2013, Accessed: Apr. 12, 2025. [Online]. Available: https://ijecs.in/index.php/ijecs/article/view/2283