“Design and implementation of efficient 32-bit floating point multiplier using Verilog”, int. jour. eng. com. sci, vol. 2, no. 06, Dec. 2017, Accessed: Dec. 05, 2025. [Online]. Available: https://ijecs.in/index.php/ijecs/article/view/1496