[1]
“Power Reduction with FlipFlop Grouping in Data Driven Clock Gating”, int. jour. eng. com. sci, vol. 4, no. 05, May 2015, Accessed: Dec. 05, 2025. [Online]. Available: https://ijecs.in/index.php/ijecs/article/view/3549