N.Kirthika, S. (2013) “Design of Low Power Variable Latency adder and Its Implementation in Decimation Filter”, International Journal of Engineering and Computer Science. india, 2(04). Available at: https://ijecs.in/index.php/ijecs/article/view/514 (Accessed: 23 July 2024).