CHANDUPATLA, T. and Sotoudeh , H.-H. (2024) “UART IP core Design and Verification using WISHBONE Interface”, International Journal of Engineering and Computer Science. india, 13(10), pp. 26492–26497. doi: 10.18535/ijecs/v13i10.4906.