C.Md.Aslam, V. K. B. P. (2018) “Optimization Of Cmos Circuits By Using Quaternary Logic LUT”, International Journal of Engineering and Computer Science. india, 4(07). Available at: https://ijecs.in/index.php/ijecs/article/view/3793 (Accessed: 22 July 2024).