Raminder Preet Pal Singh, P. K. A. S. (2015) “FPGA Implementation of Double Precision Floating Point Arithmetic Unit”, International Journal of Engineering and Computer Science. india, 4(09). Available at: https://ijecs.in/index.php/ijecs/article/view/3191 (Accessed: 22 July 2024).