shruti dixit, S. goswami, (2013) “9-Transistor Full Adder Design For Area Minimization”, International Journal of Engineering and Computer Science. india, 2(12). Available at: https://ijecs.in/index.php/ijecs/article/view/2283 (Accessed: 22 November 2024).