“9-Transistor Full Adder Design For Area Minimization” (2013) International Journal of Engineering and Computer Science, 2(12). Available at: https://ijecs.in/index.php/ijecs/article/view/2283 (Accessed: 13 April 2025).