“Implementation of CMOS circuits In Logic optimization using logical effort technique” (2013) International Journal of Engineering and Computer Science, 2(11). Available at: https://ijecs.in/index.php/ijecs/article/view/2130 (Accessed: 5 December 2025).