Sankarnarayana Bhat.M, Muhammed Asharaf.T.P, Manu Ramesh,. 2017. “Design and Implementation of High Performance Bus Architecture Using FPGA”. International Journal of Engineering and Computer Science 3 (06). india. https://ijecs.in/index.php/ijecs/article/view/755.