CHANDUPATLA, TEJASWI, and Hamedi-Hagh Sotoudeh. 2024. “UART IP Core Design and Verification Using WISHBONE Interface”. International Journal of Engineering and Computer Science 13 (10). india:26492-97. https://doi.org/10.18535/ijecs/v13i10.4906.