C.Md.Aslam, V.Narasimhulu, K.V. Bhanu Prasanth,. 2018. “Optimization Of Cmos Circuits By Using Quaternary Logic LUT”. International Journal of Engineering and Computer Science 4 (07). india. https://ijecs.in/index.php/ijecs/article/view/3793.