D.S. Yadav, Surendra Singh Rajpoot Nidhi Maheshwari ,. 2017. “Design and Implementation of Efficient 32-Bit Floating Point Multiplier Using Verilog”. International Journal of Engineering and Computer Science 2 (06). india. https://ijecs.in/index.php/ijecs/article/view/1496.