“9-Transistor Full Adder Design For Area Minimization”. 2013. International Journal of Engineering and Computer Science 2 (12). https://ijecs.in/index.php/ijecs/article/view/2283.