“Implementation of CMOS Circuits In Logic Optimization Using Logical Effort Technique”. 2013. International Journal of Engineering and Computer Science 2 (11). https://ijecs.in/index.php/ijecs/article/view/2130.