“DESIGN A MODULE OF 256 × 16 NON-VOLATILE RAM FOR VECTORIZATION WITH CHIP AREA & WIRE LENGTH MINIMIZATION”. 2017. International Journal of Engineering and Computer Science 2 (06). https://ijecs.in/index.php/ijecs/article/view/1351.