SANKARNARAYANA BHAT.M, M. A. M. R. Design and implementation of High performance Bus Architecture using FPGA. International Journal of Engineering and Computer Science, india, v. 3, n. 06, 2017. Disponível em: https://ijecs.in/index.php/ijecs/article/view/755. Acesso em: 22 jul. 2024.