C.MD.ASLAM, V. K. B. P. Optimization Of Cmos Circuits By Using Quaternary Logic LUT. International Journal of Engineering and Computer Science, india, v. 4, n. 07, 2018. Disponível em: https://ijecs.in/index.php/ijecs/article/view/3793. Acesso em: 22 jul. 2024.