V. RAMESH, M. . L. M. A Design of Low Power Low Area High Speed Full Adder Using GDI Technique. International Journal of Engineering and Computer Science, india, v. 4, n. 05, 2015. Disponível em: https://ijecs.in/index.php/ijecs/article/view/3546. Acesso em: 22 jul. 2024.