Assistant Prof.V.B.Padole, M. (2017). Design of 2.5 GHz Phase locked loop using 32nm CMOS technology. International Journal of Engineering and Computer Science, 3(06). Retrieved from https://ijecs.in/index.php/ijecs/article/view/612