V. Ramesh, M. . L. M. (2015). A Design of Low Power Low Area High Speed Full Adder Using GDI Technique. International Journal of Engineering and Computer Science, 4(05). Retrieved from https://ijecs.in/index.php/ijecs/article/view/3546