D.S. Yadav, S. S. R. N. M. ,. (2017). Design and implementation of efficient 32-bit floating point multiplier using Verilog. International Journal of Engineering and Computer Science, 2(06). Retrieved from https://ijecs.in/index.php/ijecs/article/view/1496