Optimization Of Cmos Circuits By Using Quaternary Logic LUT. (2018). International Journal of Engineering and Computer Science, 4(07). https://ijecs.in/index.php/ijecs/article/view/3793