Design and implementation of efficient 32-bit floating point multiplier using Verilog. (2017). International Journal of Engineering and Computer Science, 2(06). https://ijecs.in/index.php/ijecs/article/view/1496