D.S. Yadav, S. S. R. N. M. ,. Design and Implementation of Efficient 32-Bit Floating Point Multiplier Using Verilog. int. jour. eng. com. sci 2017, 2.