Implementation of Interface Between AXI and DDR3 Memory Controller for SoC. int. jour. eng. com. sci 2015, 4 (08).