(1)
9-Transistor Full Adder Design For Area Minimization.
int. jour. eng. com. sci
2013
,
2
(12).