Design of Instruction Fetch Unit and ALU for Pipelined RISC Processor. int. jour. eng. com. sci 2016, 5 (2).