FPGA Implementation of Binary Coded Decimal Digit Adder and Multiplier. int. jour. eng. com. sci 2014, 3 (11).