CHANDUPATLA, T. and Sotoudeh , H.-H. 2024. UART IP core Design and Verification using WISHBONE Interface. International Journal of Engineering and Computer Science. 13, 10 (Oct. 2024), 26492–26497. DOI:https://doi.org/10.18535/ijecs/v13i10.4906.