[1]
2018. Optimization Of Cmos Circuits By Using Quaternary Logic LUT. International Journal of Engineering and Computer Science. 4, 07 (Jan. 2018).