

# 0.18um based 6T SRAM to Reduced Power

Mrs. J.N. Ingole<sup>1</sup>, Miss. Poonam A. Mirge<sup>2</sup>

<sup>1</sup>Professor, Dept. of ExTC,  
 PRMIT &R, Badnera, Amravati,  
 Maharashtra,India  
[jayaingole@yahoo.com](mailto:jayaingole@yahoo.com)


<sup>2</sup>PG Student [Digital Electronics],  
 Dept. of ExTC, PRMIT&R, Badnera,  
 Amravati, Maharashtra, India  
[poonammirge@gmail.com](mailto:poonammirge@gmail.com)

**Abstract:** : Power dissipation is major area of concern in today’s CMOS technology. In this paper we present a six transistor (6T) Static Random Access Memory cell for low power applications. The proposed design has strong read static noise margin (SNM) and strong write ability. The impact of process variation on the different failure mechanism in SRAM cell is analyzed. A 32 bit SRAM with proposed and standard 6T bit cells is simulated and evaluated for read SNM, write ability and power. In the proposed 6T SRAM architecture intended for the advanced microprocessor cache market using 0.18um technology. The goal is to reduced power dissipation while maintaining competitive performance.

**Keywords:** SRAM, SNM, Power Consumption, Process Variation.

## 1 INTRODUCTION

This paper presents 6T cell and its word-organization for robust, high density and ultra-low voltage SRAM cells. In the proposed 6T SRAM cell: (1) read current path is isolated from the data storage node Q and QB, hence, less vulnerable to noise; (2) isolation of read current path improves the read SNM  $2 \times$  compared to standard 6T with cell ratio  $\beta = 2$  and at  $V_{dd} = 0.2 \text{ V}$  and  $1.0 \text{ V}$ ; (3) process variation degrade the read SNM of proposed 6T and standard 6T SRAM cells by up to 13% and 50% respectively thereby,  $2.65 \times$  tolerance to process variability; (4) 36% improvement in write-ability is achieved at  $V_{dd} = 0.2 \text{ V}$ , compared to standard 6T with the help of a write assist transistor. Therefore, the proposed design is a good candidate for SRAM cells, without increasing the area overhead and power (energy) efficiency.




**Fig. 1. The proposed 6T SRAM bitcell**

- 'Hold': the access transistors are disabled (WL=0), the information is stored on the feedback-coupled inverter-pair.

'Read': both bitlines BL and BL (or BLB) are precharged to  $V_{DD}$ , then the access transistors are enabled (WL=1). The '0' memory node provides a conducting pull-down to ground and discharges the bitline via the opened access transistor on this side. A sense amplifier detects the sloping voltage on one of both bitlines and concludes this side to be the '0' memory

node. The sense-amplifier serves to speed-up. The 6T-SRAM cell consists of 2 feedback-coupled inverters that only allow the 2 stable states '1' and '0' on the memory nodes S and S plus 2 access transistors. This SRAM circuit is in memory state  $S=0$ . The inverted information is kept on memory node S.

'Write': starting from 'Read' case ( $BL=BLB=1$ ,  $WL=1$ ), the bitline on the desired '0' memory node side is tied to ground, while the other bitline is kept at  $V_{DD}$ . If the cell is not in this state already, the voltage on the desired '0' node will drop below the switching level of the opposite inverter and flip the cell.



**Fig. 2. Read and Write output waveform**

## 2. READ OPERATION

Data read out from the proposed SRAM cell is sent via a single ended bitline(data-line). Prior to a read operation, BL is precharged to  $V_{dd}$  and the read signal (R) is asserted high (W is low) to turn on the  $MRA$ , which is needed for reading '0'. For reading '1', BL remains at the precharged level ( $\sim V_{dd}$ ) because transistor  $M6$  is turned off. It is important to notice that only the read '0', high to low transition is affected by the insertion of the  $MRA$ , and that the read '1', low to high transition will not be affected. As a result, reading '1' is directly sensed from the recharged BL. In both cases, either reading '1' or '0', storage nodes are isolated from the read current path. This results in reduced capacitive coupled noise due to BL and hence, significantly enhancing the data stability during read and hold state. Also, compared to standard 6T cell, the read current path has an equal number (two) of series connected transistors with minimum feature sizes resulting in a

better performance. Read static noise margin (SNM) of the proposed 6T and standard 6T SRAM bitcells are shown in Fig. 2 (a)-(d) for a comparative perspective. The proposed 6T cell has an SNM of 0.302 V, while the standard 6T cell SNM is 0.152 V at a supply voltage of 1.0 V and  $\beta = 2$  [Fig. 2]. The SNM of the proposed 6T cell at a supply voltage of 0.3 V is equal to that of the standard 6T cell at 0.5 V and  $\beta = 4$  [Fig. 2]. However, the SNM normalized to supply voltage for different bitcell ratio ( $\beta = 2, 3$  and 4) in that the variation of SNM in the proposed 6T cell (for minimum feature size) is smaller than that of the standard 6T bitcell. For process variation analysis, we assume, a 15% variation in  $V_{th}$  [1] with  $3\sigma$  as an independent random variable for all the transistors in SRAM cell with a Gaussian distribution. The variations in  $V_{th}$  degrade the read SNM of standard 6T and proposed 6T SRAM cell by up to 50% and 13% respectively compared to nominal design as shown in Fig. 2 (c) and (d). The proposed 6T SRAM cell provide  $2.65 \times$  higher worst-case read SNM as compared to the standard 6T SRAM cell under same process variations.

## 3. WRITE OPERATION

In Fig. 1, a write assist transistor  $MWA$  is used to alleviate the write problem, which is controlled by  $W0$  for a successful write operation. The usage of  $MWA$  is to weaken the cross coupled inverters during write access time. The effectiveness (write-ability) of the write operation can be analyzed from Fig. 2. The write operation of a standard and proposed 6T cell at different  $V_{dd}$  and minimum word-line (W/WL) pulse widths needed for a successful operation is shown in Fig. 2 (f). The realistic simulation results reveal that the proposed design has better write-ability at lower  $V_{dd}$  than the standard 6T cell. At  $V_{dd} = 0.2 V$ , the write operation of the proposed cell is 36% faster, or equivalent to  $V_{dd} = 0.24 V$  of the standard 6T cell.

## 4. ANALYSIS OF POWER AND LEAKAGE DISSIPATION

A  $16 \times 16 \times 32$  bit SRAM memory with 32 cells in a word using both standard and proposed 6T cell designs was simulated in SPICE, operated at a clock speed of 1 GHz and  $V_{dd} = 1 V$ . The simulation results are based on the BPTM of 65 nm-technology node [9]. The dynamic power consumption of standard and proposed cells under different read and write

operations. Because the proposed cell is asymmetric, its dynamic power consumption pattern is also asymmetric. operation W0 1 stands for writing '1' into the cell while its original content is '0'. Similarly, R1 0 stands for reading '0' from the bitcell, while its previous output was '1'. For operations W1 1 and R1 1, the dynamic power of proposed 6T bitcell is very low as compared to standard 6T bitcell, because both the operations are performed without dis/charging the bitline of the proposed bitcell. Under such operations pre/charged bitline can be used for future read/write operation. Alternatively, in standard cell one bitline has to discharge during these operations. However, the dynamic power for operations R1 0 and R0 average dynamic power under different read/write operations of the proposed 6T SRAM cell is 1.85mW lower than the standard 6T cell. A  $16 \times 16 \times 32$  bit SRAM memory using proposed and standard bitcells, was tested in a realistic simulation environment. Reading a best case word '1110 1110....1110' consumes an average power of the standard 6T SRAM memory because of the reuse of charged bitlines. While, reading a worst case word '0001 0001....0001', it consumes 72.514% of the standard 6T SRAM memory. Reading a word with alternating values '1010 1010....1010' uses only 1,85mW of the standard 6T SRAM memory power. The leakage contribution pattern of the proposed cell is also asymmetric. When node Q= 0, it leaks more as compared to Q= 1 because the read current path transistor M6 is turned on. However, average leakage contribution in the proposed cell is 37% less than the standard bitcell. For total leakage in  $16 \times 16 \times 32$  bit SRAM memory (using proposed bitcell) in standby mode, when all the bitlines are charged to  $V_{dd}$ , access transistors (M5) of a word are cutoff and control signal read and write are clamped at '0'. Similarly, for standard 6T SRAM memory bitlines are charged to  $V_{dd}$ , and control signals are clamped at '0'. The leakage

distribution under process variation for the proposed and standard SRAM memory. The average leakage power consumption of the proposed SRAM memory is  $1.4 \text{ mW}$ , which is lower than the counterpart SRAM memory.

## 5. CONCLUSIONS

In this work simulation of 6T SRAM cell has done for 0.18um CMOS technology. The average power consumed is reduced upto 72.51% during operation. The Static Noise Margin is also Reduced. By using process variation for design of 6T SRAM cell the average power dissipation is reduced with no performance degradation.

## REFERENCES

- [1] International Technology Road map for Semiconductors, Test and Test Equipments, 2006, [Online] <http://public.itrs.net/>
- [2] N. S. Kim, K. Flautner, D. Blaauw, and T Mudge, "Circuit and microarchitectural techniques for reducing cache leakage power," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 12, no. 3, pp. 167–184, 2004.
- [3] B. Calhoun and A. Chandrakasan, "A 256-kb 65-nm subthreshold SRAM design for ultra-low-voltage operation," *IEEE J. Solid State Circuits*, vol. 42, no.3, March 2007, pp. 518-529
- [4] K. Roy, S.Mukhopadhyay and H. M-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-sub micrometer CMOS circuits," *IEEE Transaction on VLSI Systems*, vol. 91, no. 2, Feb. 2003, pp.305-327
- [5] A. Wang and Chandrakasan, "A 180 mV FFT processor using sub threshold circuit techniques," *Proc. IEEE ISSCC Dig. Tech. Papers*, pp. 229–293, 2004.
- [6] R. E. Aly, M. I. Faisal, and M. A. Bayoumi, "Novel 7T sram cell for low power cache design," *SOC Conference, 2005. Proceedings. IEEE International*, pp. 171–174, Sept. 2005
- [7] T. H. Kim, J. Liu, J. Keane, and C. H. Kim, "A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage Computing," *IEEE J. Solid-State Circuits*, vol. 43, no. 2, pp. 518–529, Feb. 2008.